We describe electronics for a drift chamber which measures drift times and has multi-hit capability. The system is based on a stable (±0.005%) 125 MHz clock which eliminates the need for frequent calibrations. The times are digitized according to a Gray code in order to restrict transition errors to the least significant bit. The least count is 4 ns which contributes an rms error of 58 lJm to the measurement of drift distance.
INTRODUCTION
This paper reports on the electronics system developed for the drift chambers which were built for the DELCO detector at PEP. Three drift chamber systems were constructed: a cylindrical chamber of 384 sense wires placed close to the beam axis; another cylindrical drift chamber of 830 wires placed coaxially with the first chamber; and a planar chamber system of 900 wires for the outer part of the detector.
The time structure at PEP, where the beams cross every 2.4 ps, led to two important system features. Firstly, the beam-crossing pulse obtained from the pickup electrode ahead of the interaction point provides the start time. Secondly, after the data have been collected, a track finder analyzes the data and provides trigger information before the next beam crossing.
Physics considerations dictated the need for electronics with a multi-hit capability. In order to minimize cost, 8 sense wires were multiplexed at the memory. This causes no extra inefficiency in recording hit wires but produces a loss of precision in a small number of cases as discussed in sec. 2.2.
Finally, we designed a totally digital system to avoid the burdens of calibrating a large analog system. With presently available electronics we found it possible to achieve a 4 ns resolution at reasonable cost while not compromising the accuracy required in large drift chamber systems. Figure 1 shows the block diagram of the electronics for the cylindrical drift chambers. The circuitry for the planar drift chamber differs only in the mechanical construction of the the amplifiers which are single-channel and mounted directly on the chambers. In the case of the cylindrical chambers the raw signals are carried 5 m along flat coaxial cables to 16-channel amplifier modules.
ELECTRONIC CIRCUITS
The electronics circuits described in this section have been designed predominantly using ECL 10000 components to achieve good timing resolution and minimize propagation delay times.
Following the block diagram of Figure 1 A detailed description of each major component of the system is given in secs. 2.1 through 2.4.
Amplifier-Discriminator
The input consists of a PNP-NPN feedback amplifier followed by two stages of amplification provided by an ECL receiver, type 10216, used in a linear mode. The discriminator, conveniently using the third amplifier of the ECL 10216, is of the width-over-threshold type with a minimum width of approximately 40 ns. The output stage, ECL type 10101, drives differentially a 45 m twisted and shielded pairl of 100 Ohm characteristic impedance with excellent frequency response and a rise time (to 50%) of better than 5 ns. The amplifier, which is a modification of a CERN design (type 4241, Ref. 2), has a minimum threshold referred to the input of 250 iV; in this experiment the threshold is set to 500 pV.
Drift Time Digitizer (DTD)
The block diagram of the DTD is shown in Fig. 2 during the latter part of the memory cycle (i.e., from 10 to 32 ns) then two words are written in the memory. The first word, corresponding to the earlier hit, will have the correct time associated with it. The second word, representing the second hit, will start a new memory write cycle immediately upon completion of the previous memory write cycle and will thus have an rms error of 7 ns. The errors in both cases were accepted as a reasonable compromise between price plus complexity vs a small loss in accuracy for about 10% of the hits. Note that all such hits are flagged and can be treated separately in the subsequent data analysis. The buffer FFs and eight bits of shift register are used to store wire data during one event and shift them out at the end of the drift time. The information from the 16 planes is then processed by a track recognition circuit (to be published) and serves as a secondary event trigger.
The TEST LATCH with the TEST 'AND' GATES are used in testing procedures as described in sec. 2.4.
Gray Code Generator
The block diagram of the Gray code generator is shown in Fig. 3 The module also produces an end-of-drift signal, EOD, which is used to inhibit the DTDs outside the drift time intervals.
Test Generator and Test Procedure
This circuit generates a train of pulses to test most major components of the system, including the sense wires, the amplifier-discriminators, the DTDs and their multi-hit capability and, finally, the CAMAC branch. The block diagram of the test generator is shown in Fig. 4 
code is initiated by CAMAC "EXECUTE" command, F(25), while the end of the timing code is generated on the 9th bit of the synchronous binary counter. The module is initialized by loading into the 16 word x 8 bit memory, 16 eight-bit words that represent the leading edge times of the pulses that ultimately constitute the pulse train. The 16 words appear in the memory in Gray code due to the combinational binary to Gray code converter that is interposed between the CAMAC write lines and the memory. The time intervals between the pulses in the pulse train can be specified with a resolution of 4 ns, the only limitation being that the codes must be monotonically increasing in time.
As soon as F (25) is executed, the time code starts changing at the A inputs to the digital comparator.
When the input is identical to the B input (which is derived from the output ports of the memory) the comparator generates a pulse that is shaped and applied to the output terminal. At the same time the MAR is incremented, making the next timing pulse request available at the B inputs of the digital comparator. When the Gray count reaches this value, the next pulse of the train is generated, etc.
To test the system, the pulse train is fanned out and applied to the center of a motherboard in a network that retains the characteristic impedance. It is then further attenuated by a factor of 100 before being fed to the sense wires. The latter are terminated at both ends via 470 Ohm resistors to minimize reflections and thus allow measurements of the multi-hit property.
In the test mode it is sometimes desired to disable selected inputs to each module. This is accomplished by the TEST LATCH and TEST 'AND"' gates ( Fig.  2) Since there is a single clock for the drift time digitizers, channel-to-channel variations are reduced to the variable delay through different ICs. In the case of the ECL 10000 series these variations are minimal as a function of temperature; in addition, since each of the clock bits is bused separately and has its own particular path, there are differences in the phase of the various bits up to 1 ns. These differences were removed by cable trimming during initial setup of the system.
The electronics is capable of accepting and independently digitizing multiple signals on a single wire. The system introduces no additional hit inefficiency but does somewhat degrade the time resolution under certain circumstances as discussed in sec. 2.2.
The multi-hit capability, taken together with the desire for high efficiency (and hence large signal-tothreshold ratio) can lead to fake multiple hits. These hits make the subsequent analysis more cumbersome and could obscure real hits. This problem is, of course, common to other designs with multi-hit capabilities.
